Conductance oscillation characteristics in GaAs-based Schottky wrap gate (WPG) single electron transistors (SETs) were investigated both experimentally and theoretically in view of application as a key switching device in future quantum integrated circuits. Fabricated WPG SETs showed that clear conductance oscillation characteristics with a small number of high conductance peaks. A simple theory based on a quantum mechanical treatment reproduced qualitatively the features of the experimentally observed conductance peaks, indicating that the resonant tunneling contributes to currents in the WPG SETs. However, quantitatively, a discrepancy existed between theory and experiment on the temperature dependence of peak heights.
Introduction
Single electron transistors (SETs) based on III-V compound semiconductors have so far been utilized primarily as a novel means of spectroscopy in fundamental semiconductor physics, recently revealing "artificial atom" and "artificial molecule" properties of quantum dots [1, 2] .
However, as expected from high-speed and low-power performances of existing III-V electron devices, the III-V SET posses a have high potential as a key device for future quantum integrated circuits (QICs), realizing an ultimate speed-power performance near the quantum limit. For this purpose, we have proposed recently a Schottky wrap-gate (WPG) SET [3] which has a simple lateral structure suitable for high density planar integration, and provides much stronger confinement potentials than the previous split gate SETs. Its three-gate version has recently realized experimentally a voltage gain larger than unity for the first time as a III-V SET [4] .
The purpose of this paper is to clarify the output conductance characteristics of GaAs Schottky WPG SETs both theoretically and experimentally. Two-gate WPG SETs with different sizes were fabricated and characterized. The behavior of the observed conductance peak was explained by a simple quantum mechanical theory that has been developed for design and analysis of WPG SETs.
Device Structure and Fabrication
The structure of the WPG SET device is schematically shown in Fig.1(a) . Two narrow Schottky WPG electrodes with a spacing, d f , are wrapped around a III-V nanowire with a width,W.
The nanowire has a trapezoidal cross-section with vertical and horizontal electron confinement as schematically shown in Fig.1(b) . Two Schottky electrodes, kept at the same gate bias, V G , completely deplete electrons underneath and form two tunneling barriers. At the same time, they control the size of the dot in between through the lateral extension of electric field lines. An example of the fabricated WPG SET is shown in Fig.1(c) . Figure 2 shows an example of the observed conductance oscillation for a WPG SET having d f = 160 nm. Within the gate bias range shown, the device showed a first single high peak and a second broad peak only. Those conductance peaks were visible up to 20 K. The height of the first peak was 0.3G 0 (G 0 = 2e 2 /h), and is higher than those of previous SETs reported in literature. As shown in Fig.2(b) , the shape of the first peak could be fitted very well into a cosh -2 (x) form as predicted theoretically by Beenakker [5] . Other fabricated devices with large values of d f also showed two to three conductance peaks, however, the peak heights were lower than the WPG SET shown in Fig.2 .
Conductance Characteristics and Discussion
From a view-point of device engineering, it should be noted that presence of a single high peak is sufficient for switching device applications in logic gates as well as in binary decision diagram (BDD) devices [6] , although presence of many peaks may be preferred for spectroscopy in physics. For device applications, on the other hand, the height, width and position of the peak as well as their temperature dependences should be predictable for device and circuit design.
For this purpose, analysis of the conductance oscillation characteristics of the present WPG SET was made using a simple quantum mechanical approach. The conductance characteristics was calculated on computer in the following way. First, the tunnel-barrier potential profile near pinch-off was obtained from a three-dimensional potential calculation using a SOR method. Next, a tunneling probability through the double tunnel barrier potential was calculated using a quasi-one dimensional transfer matrix scheme. For simplicity, Coulomb charging energy in the dot was ignored in the calculation, since its regorous treatment requires a full self-consistent treatment of the problem. Then, current, I, was evaluated by using following formula [7] ,
where |T(E)| 2 is a tunneling probability through the double barrier and f(E) is Fermi-Dirac distribution function, and V DS is the drain-to-source voltage.
An example of a simulated conductance near pinch-off is shown in Fig.3 . The inset shows the corresponding tunnel barrier potential from the potential simulation. The horizontal axis in Fig.3 is the Fermi energy measured from the bottom of the potential at the dot center. A clear single peak 
